1 / 2 · Click to enlarge
74LS125 Quad Tri-state Buffer IC (74125 IC) DIP-14 Package
The 74LS125 Quad Tri-state Buffer IC (74125 IC) DIP-14 Package is a value-for-money buffers and transceivers ic designed for everyday users. It features Supply Voltage: 7V and Operating Temperature (°C): 0 to 70.
Available Offers
Free Delivery on this order. No minimum order value.
15-Day Easy Returns — hassle-free return & full refund.
Secure Payment — 100% safe checkout with UPI, Cards & Net Banking.
Available Offers
5% Cashback
Pay with UPI & get 5% cashback (up to ₹50) via Razorpay
No-Cost EMI
Available on select bank cards at checkout. 0% interest for 3 months.
Free Shipping
Free delivery on all orders. No minimum order value.
Cash on Delivery
COD available on orders up to ₹5,000 across India.
Quick Specs
Ideal For
About This Product
The 74LS125 Quad Tri-state Buffer IC (74125 IC) DIP-14 Package is a value-for-money buffers and transceivers ic designed for everyday users. It delivers reliable performance at an accessible price.
Key Specifications
- Supply Voltage: 7V — works with standard household power
- Operating Temperature (°C): 0 to 70
- Storage Temperature (°C): -65°C to 150°C — plenty of room for files, apps, and media
- Shipping Weight: 0.001 kg
- Shipping Dimensions: 1 × 1 × 1 cm
Why Buy from Elecvora?
Elecvora sources this product directly, cutting out multiple middlemen. Every order includes free shipping, a 15-day return policy, and secure payment via Razorpay.
This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.
Note:
- Product Images are shown for illustrative purposes only and may differ from the actual product.
- For Technical Specifications about the IC go through the Datasheet in the Attachment section.
